Fermi-level shifts in graphene transistors with dual-cut channels scraped by atomic force microscope tips We investigate the electronic properties of p-type graphene transistors on silicon dioxide with dual-cut channels that were scraped using atomic force microscope tips. In these devices, the current is forced to squeeze into the path between the two cuts rather than flow directly through the graphene sheet. We observe that the gate voltages with minimum current shift toward zero bias as the sizes of the dual-cut regions increase. These phenomena suggest that the Fermi levels in the dual-cut regions are shifted toward the Dirac points after the mechanical scraping process. Following the massive efforts that have been devoted to the investigation of the unique two-dimensional crystal graphene, practical applications of this material have been gradually directed towards transparent electrodes and high-speed electronics.
1-3 The foundation for these proposed applications is the high carrier mobility that has been theoretically predicted in this material. 4 To demonstrate these functionalities in practice, the first issue is the availability of large-area and uniform graphene films to be used for device fabrication. The most common fabrication approaches used are silicon (Si) sublimation from silicon-carbide (SiC) substrates and graphene growth by either chemical vapor deposition (CVD) or molecular beam epitaxy (MBE). [5] [6] [7] Touch-panel display screens and gallium-nitride light-emitting diodes that used large-area graphene films prepared by CVD for their transparent electrodes have been demonstrated. 2, 8 For high-speed electronics, terahertz (THz) logic circuits have been implemented that use graphene films prepared on SiC substrates for the transistor channels. 3 At this stage, it seems that the practical use of graphene has become feasible. However, in high-speed electronics applications, while the THz circuits themselves have been realized, the difficulty of integrating these circuits with current Si device fabrication lines and the high cost of SiC substrates would be two major disadvantages of this approach. Replacement of the CVD-prepared graphene films with films that were grown on the SiC substrates may offer a solution to this problem.
In previous publications, a structure that was commonly adopted to demonstrate the ambipolar characteristics of graphene and measure its carrier mobility is that of thin-film transistors on silicon dioxide (SiO 2 ). 6, [9] [10] [11] [12] [13] [14] However, in contrast to the high mobility observed in free-standing graphene sheets, low values are usually observed in transistors that were fabricated with CVD-grown graphene films. 9 Experiments have also shown that the type and concentration of the carriers in the graphene channels depend critically on the nature of the graphene/SiO 2 interfaces and the adsorbed atoms. 10, 12, 13 The graphene film morphology is also significantly affected by the underlying SiO 2 structure, and the conformity between the two materials is generally imperfect. 15 Theoretical calculations have indicated that the Fermi level may vary widely for the different bonding configurations of the graphene-SiO 2 interfaces. 16 In this work, by scraping the p-type CVD-prepared graphene transistors on SiO 2 with atomic force microscope (AFM) tips, we fabricate dual-cut channels and investigate their electronic properties. The two isolating AFM cuts mean that the current is forced to flow through the dual-cut region that is sandwiched between them. We see that the minimum-current gate voltage, at which the Fermi level crosses the Dirac points, shifts from positive to near-zero bias as the size of the dual-cut region increases. These phenomena indicate that the dual-cut region may become intrinsic or less strongly p-type following the AFM cuts, so that a lower gate bias is required to shift the Fermi level to the Dirac points. We speculate that the scraping process has effects on the bonding configurations of the graphene-SiO 2 interfaces in the dual-cut regions.
The graphene film used in this paper was prepared by CVD. The graphene film fabrication procedure is as follows. (a) A 25 lm copper foil is placed in a quartz tube furnace for 30 min of annealing under a hydrogen (H 2 ) atmosphere at 1030 C. The chamber pressure is maintained at 320 mTorr. (b) A gas mixture composed of methane and H 2 at flow rates of 7 sccm and 15 sccm, respectively, is added to the chamber for 10 min for graphene growth. During the growth process, the pressure is maintained at 650 mTorr. (c) The sample is moved out of the tube and standard graphene transfer procedures are used to reattach the graphene films to 600 nm SiO 2 /Si substrates. 6 To investigate the device characteristics, bottom-gate thin film transistors are fabricated from the graphene. An optical microscopy image of a typical device is shown in Fig. 1 . These devices are fabricated using standard photolithography techniques. Their channels are 10 lm wide, and 50/300 nm titanium/gold layers are deposited as electrodes (i.e., the drain/source terminal and the bottom gate).
To change the conduction paths of the graphene transistors, two cuts from the interior to the opposite edges of the graphene sheet are fabricated in parallel, with different spacings used near the channel midpoint. Openings of 1 lm are left for each cut. An image of the dual cuts with 1 lm separation is shown in Fig. 2(a) as an example. The cuts are formed by scraping the graphene channels with a diamond-coated tip installed on a Dimension Icon AFM system. Scraping the graphene surface with AFM tips has proved to be effective in providing electrical isolation between the graphene sheets on the two sides of the trench 17 and is therefore a simple approach for current redirection and confinement. In this way, the current is forced to flow through the graphene channel between the two cuts (the dual-cut region). Also, because of the presence of the two parallel AFM cuts, which effectively function as a capacitor, a major proportion of the drain-source voltage V DS would fall on the dual-cut region, even though the gate bias V GS also changes the graphene resistivity outside the cut area. This situation is analogous to that of a p-n diode operating below its turn-on voltage, where most of the external bias is applied to the junction (depletion) region rather than to the p-or n-type semiconductors. From this viewpoint, the measurements to be described mostly reflect the differences in electronic properties between the dual-cut region and an ordinary graphene sheet on SiO 2 .
The I D -V GS curves of three devices with 1, 2, and 3 lm cut separations at V DS ¼ 1 V are shown in Figs. 2(b)-2(d) , respectively. In Fig. 2(b) , despite a ten-fold current reduction that was observed for the device after the AFM cuts, the gate voltage V GS at the minimum drain current only changes slightly. This voltage corresponds to the energy difference between the Dirac point E Dirac and the Fermi level E F of the graphene, and the minor change in this case therefore implies that there is little difference in the values of E Dirac -E F in the dual-cut region before and after the AFM cuts. In contrast, the minimum-current gate voltage begins to shift towards the zero bias with increasing cut separation, as shown in Fig.  2(d) . These results suggest that the effective energy difference E Dirac À E F in the dual-cut region decreases if the cut separation increases. Although the hole concentration that is responsible for the conduction in the dual-cut region decreases under such circumstances, increasing the cut separation from 1 to 3 lm enlarges the conduction cross-section and reduces the current-crowding effect (redirection of the current flows at the two channel openings become less abrupt), so that the drain currents I D at V GS ¼ 0 V are similar or only change slightly.
These experimental observations might be expected if the graphene-SiO 2 interface inside the dual-cut region was to become nearly intrinsic or less strongly p-type after the AFM scraping process. One possible scenario is that the external stress and the induced strain that resulted from the two scraping actions may easily propagate through the graphene/SiO 2 interface and become confined within the dual-cut region, which in turn changes the conformity and the bonding structures in the region. On average, this effect weakens the coupling between the graphene and the underlying SiO 2 in the dual-cut region, and the Fermi level E F,in in the region may then become closer to the Dirac point before reaching equilibrium with the outside graphene, as shown in Fig. 3(a) . Because the Fermi level E F,in is higher than the corresponding E F,out outside the dual-cut region, the holes (electrons) outside (inside) the dual-cut region tend to diffuse into the corresponding unoccupied area through the channel openings. This process lasts until potential barriers are formed across the AFM cuts to block this macroscopic carrier exchange. Meanwhile, the two Fermi levels merge into a single E F , as shown in Fig. 3(b) . If the dual-cut region is narrow, then the outside holes would nearly deplete the electrons in this area and pervade everywhere. In this case, the energy difference E Dirac À E F has similar values inside and outside the dual-cut region, and the gate voltage at the minimum current does not change greatly. However, if the dual-cut region is sufficiently wide, the electron depletion by the outside holes may be incomplete before the electrostatic potentials across the AFM cuts are large enough to block the process. As shown in Fig. 3(c) , under these circumstances, the interior of the dual-cut region can remain nearly intrinsic or slightly p-type, i.e., the difference between the Fermi level and the Dirac point is small, and we would observe a significant reduction in the gate voltage at the minimum current. Based on our model, with the larger cut separation, the Fermi level in the dual-cut region should become closer to that of intrinsic graphene. Indeed, from the I D -V GS curves of the device with 5 lm cut separation that are shown in Fig. 4 (V DS ¼ 1 V), the measured minimum-current gate voltage is already close to the zero bias, even if the 600 nm SiO 2 layer actually lowers the true gate bias that is applied to the graphene considerably. These results have demonstrated that when using the dual-cut channel architecture, the difference between the Fermi level and the Dirac point can be tuned based on the sizes of the dual-cut regions.
Another interesting phenomenon is that all four dual-cut devices have similar minimum drain currents of about 20 lA. In theory, the carrier density should vanish when the Fermi level coincides with the Dirac point. In previous publications, the residual carrier density was attributed to charged impurities in the graphene channels. 18 If this concept were applicable in our case, the minimum drain currents of these dual-cut devices should be proportional to their respective cut separations, rather than being similar. One possible explanation for this inconsistency is that the minimum current is dominated by the edge leakage current, because the edge lengths are the same for these devices. Further investigations will be required in future work to confirm this explanation.
In conclusion, based on the dual-cut device architecture, the region between the two cuts, rather than the original sound graphene film, is converted into the conduction channel. As the dual-cut region defined by the AFM scraping becomes wider, then the minimum-current gate voltage of the device shifts closer to the zero bias condition. The results presented here have demonstrated an interesting architecture for device fabrication, Fermi level tuning, and device applications.
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